A Flexible, Low Power, High Performance DSP IP Core for Programmable Systems-on-Chip
نویسنده
چکیده
1 Abstract – Recore Systems provides semiconductor IP solutions for programmable systems-on-chip. The coarse-grained reconfigurable technology of Recore promises to solve the flexibility, performance, power consumption and cost requirements of semiconductor businesses. In this paper, the Montium DSP core is introduced and an example is given of how this core can be used in programmable systems-on-chip.
منابع مشابه
Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کاملDesign of Programmable, Efficient Finite Impulse Response Filter Based on Distributive Arithmetic Algorithm
Present era of the mobile computing and multimedia technology demands high performance and low power Very Large Scale Integrated Circuit (VLSI) digital signal processing (DSP) systems. The availability of larger Field Programmable Gate Array (FPGA) devices has started a shift of System-on-Chip (SoC) designs towards using reprogrammable FPGAs, thereby starting a new era of System-on-a-reprogramm...
متن کاملTMS320TCI6488 W-CDMA DSP SoC
Introduction This white paper will highlight the Digital Signal Processor (DSP) based System-onChip (SoC) approach for high-performance wireless Base Stations. TI’s TMS320TCI6488 device will be used as an example to highlight the benefits of a flexible DSP SoC approach for W-CDMA baseband processing. A DSP SoC can provide a single-chip solution, lower power usage, better performance, more fruga...
متن کاملAutomatic IP Core generation in SoC
This paper presents performance comparison of two different techniques namely System generator for DSP (Sysgen) and HDL method in Embedded Development Toolkit (EDK) for developing a configurable optimized IP core for signal processing applications. This is performed by implementing and integrating the core in Xilinx System on Chip (SoC) platform with a target board of Xilinx Virtex-II Pro XC2VP...
متن کاملEnergy Efficient Computing ArchItectures
The CAIRN project-team researches new architectures, algorithms and design methods for flexible, secure, fault-tolerant, and energy-efficient domain-specific system-on-chip (SOC). As performance and energy-efficiency requirements of SOCs, especially in the context of multi-core architectures, are continuously increasing, it becomes difficult for computing architectures to rely only on programma...
متن کامل